



Planar and Nanowire Si-TFETs


Q. T. Zhao, C. Sandow, M. Schmidt, S. Richter and
S.Mantl

Institute of Bio- and Nanosystems 1 (IBN-1)
Research Center Jülich

Outline

- Introduction
- Planar TFETs on SOI
- Planar TFETs on SiGe
- Nanowire Array TFETs
- Conclusions

TFET Structure + Modeling



- Drain current

$$I_D = \frac{2q}{h} W \int_{E_v^{\text{ch}}}^{E_c^{\text{S}}} T(E) [f_S(E) - f_D(E)] dE$$

- Transmission (WKB)
 - barrier approximated by triangular shape

$$T_{\text{WKB}} \approx \exp\left(-\frac{4\Lambda\sqrt{2m^*}E_g^{3/2}}{3q\hbar(\Delta\Phi + E_g)}\right),$$

$$\Delta\Phi = E_v^{\text{ch}} - E_c^{\text{S}}$$


$$T \ll 1 \Rightarrow S \approx \frac{\ln(10)}{q} \frac{3q\hbar(\Delta\Phi + E_g)^2}{4\Lambda\sqrt{2m^*}E_g^{3/2}}$$

$$T \approx 1 \Rightarrow S \approx \frac{\ln(10)}{q} \Delta\Phi$$


Optimization of T

- $T_{\text{WKB}} \approx \exp\left(-\frac{4\Lambda\sqrt{2m^*E_g^{3/2}}}{3q\hbar(\Delta\Phi + E_g)}\right)$
- $m^*, E_g \Rightarrow$ strained silicon, SiGe, germanium
- $\Lambda \Rightarrow$ Gate geometry and materials (e.g. high- κ)

$$\Lambda_{\text{SOI}} = \sqrt{\frac{\epsilon_{\text{Si}}}{\epsilon_{\text{ox}}} d_{\text{Si}} d_{\text{ox}}}$$




$$\Lambda_{\text{NW}} = \sqrt{\frac{\epsilon_{\text{NW}}}{8\epsilon_{\text{ox}}} d_{\text{NW}}^2 \ln\left(1 + \frac{2d_{\text{ox}}}{d_{\text{NW}}}\right)}$$




Planar TFET on SOI

- SOI substrate
 - $d_{\text{SOI}} = 20 \text{ nm}$
 - $d_{\text{Ox}} = 3.5 - 4.5 \text{ nm}$
- Gate lithography
 - Gate lengths: 2 - 12 μm
- Implantation
 - Dose: $3 \cdot 10^{15} / \text{cm}^2$
 - Energy: 3-5 keV
- Activation
 - Spike anneal @ 1000°C



Output characteristics


- Distinct saturation
- Exponential onset
- Current is limited by tunneling probability
- $\Lambda \approx 15$ nm





Gate oxide thickness scaling

- 1 nm reduction of $d_{ox} \rightarrow 10 \cdot I_{D \max}$
- $S=300\text{mV/dec}$

Transfer characteristics



Planar SiGe TFET





Compressively strained SiGe on SOI

Ge content: $X=0.35, 0.50, 0.65$


SiGe Growth: J.-M. Hartmann, LETI

Planar SiGe n-TFET: 50%Ge


$L/W=5/40$



Planar SiGe TFET: Ge content effects




Nanowire array TFET - structure




As⁺ implantation: 5keV
B⁺ implantation: 1.5keV
Spike annealing @1000°C


Nanowire array TFET - structure



Nanowire array TFET - structure




Transfer characteristics



Output characteristics

- Distinct saturation
- Exponential onset
- Currents nearly identical to SOI TFET!
- $\Lambda \approx 7$ nm
➔ Why no improved currents?
- ➔ Electrostatics is better, but doping profile is not!




Strained Silicon – TFET

Biaxially tensile
strained sSOI:


$$\sigma_{\text{biax}} = 1.2 \text{ GPa}$$

$S = 375 \text{ mV/dec}$ for SOI

$S = 325 \text{ mV/dec}$ for sSOI



Strained Silicon TFET - Output



$$T_{\text{WKB}} \approx \exp\left(-\frac{4\Lambda\sqrt{2m^*}E_g^{3/2}}{3q\hbar(\Delta\Phi + E_g)}\right)$$

sSOI:

- lower effective mass m^* .
- Smaller E_g : $\Delta E_g \approx 140\text{meV}$

Lim et al., EDL, 2004

Implantation and annealing have to be optimized.

Conclusions

- Planar TFETs on SOI and Si/SiGe were fabricated.
- NW TFETs were achieved on SOI and SSOI
SSOI enhances the current (7x).
- High-k materials and heterostructures improve the performance of TFETs considerably